

FIG. 1






FIG. 2

Berkerley Law and Technology Group (503) 629-7477
ATTNY DOCKET NO.: 003.P002
DATE FILED: 10/31/03
TITLE: FRAME TRAFFIC BALANCING ACROSS TRUNK GROUPS
INVENTORS: Surya Varanasi, et al..
APPLICATION NO.: 10/698,851
SHEET 3 OF 5

Processor Memory 341 -ASIC 384 306 / 307 308, 334 ASIC Processor Memory



Berkerley Law and Technology Group (503) 629-7477
ATTNY DOCKET NO.: 003.P002
DATE FILED: 10/31/03
TITLE: FRAME TRAFFIC BALANCING ACROSS TRUNK GROUPS
INVENTORS: Surya Varanasi, et al..
APPLICATION NO.: 10/698,851
SHEET _5_ OF _5



<u>500</u>

FIG. 5